Abstract: An efficient real time VLSI-CAD tool, the complementary design rule checker (CDRC), composed of one interactive phase and one batch phase is presented. It is a general geometrical design rule model which checks some of the layout constraints in the interative phase and the other constraints in the batch phase. Those classified constraints are disjointed, and each one of them should be checked only once either during the interactive or batch phase. This system and the embedded layout editor are designed on the basis of the binary balanced quad list quad tree (BBQLQT) and its region query functions. The BBQLQT is more efficient than the most recently published spatial data structure, the Weyten's quad list quad tree. One day, provided that the BBQLQT has being further improved, the performance of our system will be promoted without giving more additional design effort. This system is therefore proven to be fully modularised and independent of any of the other spatial data structures.
Introduction
For VLSI circuit design automation, it is important to guarantee the correctness of the efficient design of the specified layout. From the viewpoint of layout correctness, the designer must avoid having constraint errors in the layout, however, the constraints of a VLSI layout are always so complex that human error cannot be avoided. As a result, the designer should use layout checking tools to guarantee the correctness of the current layout design. In considering the design of the checking tools, the key factor is to check automatically all the constraints of the layout, including many unavoidable constraints (such as all the physical constraints of the electrical components) and extra constraints (such as the constraints of the product requirement and the user specified requirements in the manufacturing process) between any pair of components. Those constraints of the VLSI layout are usually defined as the design rules must be subjected to a design rule checking operation to verify whether the layout is correct, it is necessary to develop an efficient design rule checker for VLSI layout design automation.
As we know, the efficiency of a design rule checker depends heavily on the use of an efficient spatial data structure for the storage of graphical information of the layout. Some operations of region query and neighbouring search based on the efficient spatial data structure are considered as key functions used by the design rule checker. Therefore, many different storage methods ranging from the simple linear lists to the more sophisticated data structures, such as corner-stitching [23] and quad trees [l-61, have been presented to enhance the applications of VLSI-CAD tools design [ll-16,211.
A quad tree, as indicated by its name, means that it repeatedly divides space into quadrants. This subdivision generally will go ahead until the quadrants are so small that each contains only a few objects. Recently, besides Brown's multiple storage quad tree (MSQT) [3] presented in 1986 and Weyten's quad list quad tree (QLQT) [4] , which is an improved MSQT, presented in 1989, a further improved quad tree called the binary balanced quad tree (BBQT) [6, 251 has been proposed in 1992. Both the MSQT and QLQT data structures are constructed by regularly dividing a quadrant recursively into four subquadrants with equal size. This kind of division method will be fair for a uniformly distributed layout. Unfortunately, the layout objects usually are not distributed in a completely uniform matter. Moreover, in the worst case, these two data structures, MSQT and QLQT, will lead to a linear time complexity but not an expected time order of O(log N) for the tree search operation. The BBQT data structure maintains a balance property of the tree construction and ensures that the tree search operation is in a time complexity of O(log N) for any randomly generated layout. From the balance property, we can develop many region query operations whose time complexity is in O(log N) for VLSI-CAD tools design.
Generally, a design rule checker (DRC) is one of the VLSI-CAD layout tools. Two of the most often used design rule checking methods are incremental design rule checking (IDRC) [S, 101 and global design rule checking (GDRC) [17, 181, respectively. IDRC is a dynamic and interactive approach. In this approach, whenever one component is added to the layout, all the related design rules between this component and the other neighbourThis work was supported in part by the National Science Council of the Republic of China under contract NSC 81-0404-E-009-107.
ing components should be checked over. If all the relational design rules are error-free, then the component is allowed to be added into the layout. Otherwise, the component should be discarded from the layout. The checking time needed in this approach is hidden in the layout editing time, so that the total design time can be reduced. However, as the number of the components in the layout grows, the checking time for each added component increases rapidly. Hence, the checking time greatly delays the layout editing time so that the incremental checking becomes inefficient for a large layout.
In addition, the GDRC is an overall approach. It usually uses a plane-sweep method to enumerate all the components in the layout one by one to check every related design rule for each component and to exhaustively pick out all the errors occurring in the complete layout. However, whenever the layout is lightly modified after GDRC, the entire layout must be checked once more. As a result, the checking process may waste much time to do rechecking more than once while dynamically editing the layout. This paper presents a complementary design rule checker, CDRC, which is a combination of the modified incremental design rule checker and the modified global design rule checker. The CDRC first processes a complementary incremental design rule checking (CIDRC) in order to check part of the simple related design rules (type C , , C , , and C,) and to hide the check time during editing of the physical layout, and secondly, performs a complementary global design rule checking (CGDRC) to check those design rules (type C 4 , C , , and C,) which were not checked by CIDRC. In the following Section, we shall discuss all of the six types of constraint used by CDRC and also will give an effective classification for those constraints (type C , , C , , and C,) checked by CIDRC in the first interactive phase and the other constraints (type C 4 , C 5 , and C,) checked by CGDRC in the second batch phase. 
2.1
The interactive phrase of our CDRC is a complementary IDRC (CIDRC), which is considered as a dynamic verification process for design rule checking. In our system, whenever one new component is added to the layout, one must check whether the position of the component is correct by using the CIDRC, concerning part of the related design rules and other requirements. These design rules and requirements are grouped into three types, namely width constraints ( C J , overlap constraints (C2), and clearance constraints (C3). Type I , width constraints ( C l ) : For each rectangle, it is necessary to set up some distance constraints including the max/min constraints (< or 3 ) or the fixed constraints (=) between the left-and right-hand edges of the attentive rectangle. The distance constraints, shown in Fig. 1 , are called the width constraints for the rectangles of a given layout. In order to explain the geometrical relations between rectangles for the checking algorithms of CIDRC presented in the following Section, some topological definitions are given as follows:
Definition I (see Fig. 4 ): n2--1 is a geometrical relation which presents one kind of the overlap relationship between two different rectangles, R, and R j , so that Rin2-1 Rj: Lx(Ri) < Lx(Rj) and Rx(R,) < Rx(Rj) and Ri n Rj # { }, where both Lx(.) and Rx(.) are functions for evaluating the x-coordinates of the left-hand righthand edges of respectively, of the specified rectangle. . 6 ) : n3-l is 2 geometrical relation which presents one kind of clearance relationship between two different rectangles Ri and R j so that Rin3_,Rj: Lx(Ri) < Lx(Rj) and Rx(Rj) < Rx(Ri) and BARj) < BARi) and TAR,) < TARj) and R , n R j # { 1. Fig. 7 ): Similarly to n3--lr n3-2 is a geometrical relation denoting the other kind of clearance relationship between two different rectangles, Ri and R j so that Rin3-* RI: Lx(R,) < Lx(Rj) and Rx(Rj) 6 Rx(Ri) and BARi) < BARj) and TARj) < TARi) and R, n R j # { 1. 
Definition 4 (see

Constraints for batch phase of CDRC
The batch phase of our CDRC is a complementary GDRC (CGDRC) which is considered as a final static verification process. It generally takes place at the end of the layout design and verifies the correctness of all of the constraints which were not checked over during the CIDRC process. In our system, those design rules which, in conjunction with the user specified requirements and the implicit electrical connectivities embedded in the layout and checked by CGDRC, should be the complementary constraints of those that have already been checked by the CIDRC. In other words, the set of constraints checked by the CGDRC and that checked by the CIDRC must be disjointed. Moreover, the union of these two sets of constraints must include all the layout constraints that need to be checked. Those constraints for the CGDRC can be grouped into three types, namely visible separation constraints (C4), invisible separation constraints (C,) and convex-vertex separation constraints (GI. 
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Fig. 10 Convex-vertex separation constraints (C,)
In order to explain the CGDRC algorithm which will be presented in this paper, some extra topological definitions for the geometrical relation of the separated rectangles are given as follows:
Definition 5, parallel-edge separation relation (see Fig. 11); n4, , is a geometrical relation which presents one kind of the separation relationships between two different rectangles, RI and R j , so that R,n4, , R j : Lx(Ri) < Lx(Ri)
. The dynamic projection set of rectangles, as shown in Fig. 13 , is defined as a union interval of the vertical projection intervals of those rectangles.
Basis for constraint classification
According to the above classification, type C , , C 2 and C 3 constraints should be checked in CIDRC. As CIDRC is an interactive phase, all the constraints should be checked in real time during this phase. The general feature for type C , , C, and C , constraints is that they are close together and near the current checking rectangle R i . Hence it is quick and easy to apply simple region query operations to verify all of the type C,, C 2 and C , 314 constraints in an online real-time mode during the interactive phase of CDRC.
On the other hand, type C,, C , and C, constraints apply between the current checking rectangle, Ri and the other concerned rectangle R j , which may be located very far away form R i . Therefore the search time for checking type C,, C , and C , constraints is usually longer than that for checking type C , , C , and C, constraints. In general, CGDRC requires the application of a global view to the whole layout to verify type C,, C, and C, constraints. From the above discussion, the basis for the classification of C,, C,, C, and C,, C5, C, is easy to understand. It cannot be done in any other way without further reasonable consideration. 
Painted quad tree
A VLSI quad tree is constructed by repeatedly dividing each of those quadrants satisfying some criteria into four equal subquadrants by associating a tree node with each quadrant and drawing four links from each tree node to its four children tree nodes [l-31. A painted quad tree as shown in Fig. 14 was proposed by Nandy, Patnaik, and Ramakrishnan [19, 241 in 1986 and is one kind of VLSI quad tree, of which the dividing process does not stop until every leaf quadrant is completely painted or deliberately left blank. Example layout and its corresponding painted quad tree
Multiple storage quad tree (MSOT)
In 1986, Brown [SI developed a new VLSI quad tree data structure as shown in Fig. 15 to give a solution for those objects intersecting more than one quadrant. The improvement is to multiply store such an object intersected with several leaf quadrants by one referenced pointer for each leaf quadrant. That means some objects will be stored in more than one leaf quadrant. This approach wastes a portion of space to store multiple pointers. Since some objects are located in more than one leaf quadrant, to avoid reporting some objects more than once, the further improvement [4-51 has been presented of first marking the object the first time it is reported, and then never reporting an object which has already been marked. This data structure requires the marking and unmarking operations to maintain their validity whenever the objects are searched. 
Quad list quad tree (OLQT)
In considering the problem of enumerating the multiple objects in Brown's MSQT, the QLQT data structure was presented in 1989 [4] to split the single long linked list of object reference nodes into four distinct shorter lists. For any object intersecting the leaf quadrants, a reference to this object will be included in one of the four lists of the leaf quadrant according to the relative position of this object with respect to the presented region of the leaf quadrant. The assigning procedure is illustrated in Weyten and Pauw's paper [4] . While searching or finding objects in the QLQT, each object will be accessed only once from the four distinct lists instead of from the longer list in the MSQT, by using some critical and efficient rules proposed by Weyten and Pauw.
However, in the worst case, if the objects are unevenly distributed in the 2D plane, both the MSQT and the QLQT will become skewed and heavily unbalanced and will require a linear time complexity to do search operations.
Binary balanced OLOT (B6OLOr)
In considering Brown's MSQT and Weyten's QLQT, the division method in constructing the entire quad tree data structure is to recursively split the quadrant containing more than TN objects into four subquadrants with equal size as shown in Fig. 15a , where TN is a threshold number chosen by the designer. Each father quadrant represented by a tree node has four children subquadrants. This kind of division method will be fair for a uniformly distributed layout. Unfortunately, the layout objects are usually not distributed in a completely uniform manner. In the worst case, these two data structures will lead to a linear time complexity but not in the expected time order of O(log N) for the tree search operations.
In order always to maintain the expected time order of O(log N) for the tree search operations, Hsiao and Jang 
Region queries
Region queries always play an essential role in applications to VLSI layout design [12, 211. The operation of region query means a search of all objects that intersect with a specified region, which is sometimes called a query window. As the speed of the query operation may depend heavily on the number of objects in the layout plane, it is important to develop a highly efficient spatial data structure to manipulate those objects.
The most important advantage of the BBQLQT is that it offers several highly efficient operations for region queries. The following elementary operations, RQ1( )-RQ5(), are outlined in term of their functions and time complexities, where N stands for the total number of rectangles in the source layout.
Moreover, it is assumed that m stands for the number of rectangles partially or entirely included in the query window, m l denotes the number of new rectangles which 
4.1
In this Section, the presented CIDRC algorithm is a dynamic verification process and is regarded as an interactive phase of CDRC. Whenever a new component is added into the current layout, those neighboring components must be gradually checked according to the constraints of type C , , C , , and C 3 . 
Complexity analysis
According to the aforementioned algorithms of CIDRC-Algorithm( ), Find-Overlap( ) and Overlap-Checking( ), the computing time for the CIDRC algorithm is limited by Find-Overlap0 and the number of components in OR-SET. The time complexity for Find-Overlap(), O(m log N), is the same for that required for applying a region query to the BBQLQT, RQl(). For a normal VLSI layout, the number of the rectangles intersected with the query window m is much less than the total number N of layout rectangles. Moreover, from the FOR loops in Overlap-Checking(), the time complexity of Overlap-Checking() should be within O(m). As a result, the overall time complexity for the CIDRC-Algorithm() will be maintained in O(m + m log N) z O(1og N), for a normal VLSI layout.
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Complementary global design rule checking (CGDRC)
Complementary global design rule checking algorithm
As the batch phase of CDRC, the complementary global design rule checking algorithm contains two basic steps. The first step is to support a vertical sweeping line horizontally jumping from the left to the right boundary of the layout to check all the horizontal type C , , C5, and C6 constraints. Similarly, in the second step, all the vertical type C,, C5, and C6 constraints will be checked over by maintaining a horizontal sweeping line jumping from bottom to top. Considering a great number of overlapped rectangles in a two dimensional plane, the sweeping line algorithm will keep up a vertical (horizontal) sweeping line to sweep from the left (bottom) boundary to the right (top) boundary of the layout plane by visiting the left (bottom) and right (top) edges of all of the rectangles in x(y)-directional order. This approach is quite useful in global design rule checking. Therefore, to create an efficient sweeping line algorithm based on BBQLQT will very effectively promote the performance of our CGDRC algorithm. Fortunately, in 1990, Hsiao & Tsai [7] presented a generalised sweeping line algorithm based on common region query operations provided by such as the MSQT, QLQT, and BBQLQT. It can successfully be used in the following CGDRC algorithm: 
Complexity analysis
According to CGDRC-Algorithm( ), the computing time for the final batch phase of the presented CDRC will be limited by the function of Horizontal-Checking( ) or similarly by the function of Vertical-Checking(). In considering the function of Horizontal-Checking( ), its while-loop takes at most 2N events to scan all the source layout over by the horizontal sweeping line algorithm presented in Reference 7. Moreover, the function of Separation-Checking0 should be repeatedly involked once for each while-loop. The time complexity of Separation-Checking( ) depends on the region query operations of the BBLQT and the function of Find-Visible_Invisible(). The time complexity for the region query operations of the BBQLQT will be in O(log N) provided that, for a large layout, the number of rectangles found from the query window m is assumed to be much less than the total number N of layout rectangles. For the same reason, the amount of calling to region query operation in the function of Find-Visible-Invisible() is also much less than N. Hence, the time complexity of Find-Visible-Invisibl~ ) still is limited in O(logN), and the number of rectangles in V-SET, I-SET, and C-SET which will be checked in the function of Separation-Checking0 is much less than N. Consequently, the time complexity of SeparatioxCheckingO is in O(log N), and the overall time complexity for the CGDRC-Algorithm( ) has been proven to be in O(N log N).
Illustrative example and experimental results
To understand the details of the presented CDRC, Fig.  23 shows that the CIDRC processes the width checking,
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the overlap checking and the clearance checking for any rectangle currently being added into the source layout in the first interactive checking phase, After finishing the editing process of the given layout, CGDRC then checks the visible separation constraints, the invisible separation constraints and the convex-vertex separation constraints between each pair of rectangles in the batch checking phase by the sweeping line approach [7] , as shown in Fig. 24 . Therefore, CDRC completss the checking implementation for all the layout constraints by the above two disjointed checking phases. 
7
Conclusions
As we know, for a large layout, IDRC may be too slow to become as a real time checking tool, and GDRC is usually inefficient for rechecking the whole layout more than once. If the given layout is interactively and gradually modified step by step, neither conventional IDRC nor GDRC can achieve a bettter performance. In this paper, therefore, we have established a general geometrical design rule checking model, complementary DRC, to consider some of the layout constraints by the complementary incremental design rule checker ( . One day, if the BBQLQT is further improved, the performance of our system will be promoted without the need for additional design effort. Hence, our system is fully moduiarised and sufficiently independent of any of the other spatial data structures. Those constraints checked by the interactive phase (CIDRC) and the batch phase (CGDRC) are separated, independent, and disjointed, so that this system is perceived as an excellent real time CAD tool. 
